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The analysis of the worst-case execution time
(WCET) requires detailed knowledge of the program be-
havior. In practice it is still not possible to obtain all
needed information automatically.
In this paper we present the current state of the
art of WCET analysis and point to the main prob-
lems to be solved. The most eminent problem is the
state problem, i.e., the precise determination of possi-
ble processor states at diﬀerent program locations. The
path problem refers to the fact that current tools are
not able to calculate all (in)feasible paths automatically.
We discuss how the main open problems manifest them-
selves in static and in measurement-based WCET anal-
ysis methods.
1 Introduction
The knowledge of the worst-case execution time
(WCET) of software components is a prerequisite for
ensuring the timeliness of a real-time system. Since
the end of the 1980s signiﬁcant eﬀort has been spent
on research towards the development of WCET analy-
sis tools.
The two main tasks of WCET analysis tools are
the control-ﬂow analysis (also called path analysis [5]
or high-level analysis) that determines the (in)feasible
paths in a program and the processor-behavior analysis
(also known as hardware modeling [5] or low-level anal-
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ysis) that assesses instruction timing [15]. Within this
paper we discuss open problems of these two tasks of
WCET analysis.
There are currently two main approaches to-
wards WCET analysis, the static analysis and the
measurement-based analysis. The latter has been de-
veloped more recently and provides an alternative to
static analysis when retargetability is an issue. Adapt-
ing a static analysis tool to new hardware is very ex-
pensive. In contrast, measurement-based WCET anal-
ysis can typically be retargeted with modest eﬀort. We
discuss the open problems in WCET analysis for both
approaches.
As the hardware models constructed for determin-
istic WCET analsis methods and in empiric WCET
analysis methods are of diﬀerent quality, we investi-
gate the preconditions that must be fulﬁlled so that a
WCET estimate is a WCET bound.
2 Requirements on WCET Analysis
Tools
From a theoretical point of view, WCET analysis is
perfectly decidable, because real computers have a ﬁ-
nite state space. From the practical point of view how-
ever, we face the complexity of real computer systems
that have too many states to be discretely enumerated
for a full analysis. Thus, the main topic of WCET anal-
ysis is to ﬁnd feasible abstractions and analysis meth-
ods such that:
1. the necessary development eﬀort of the WCET
analysis tool is aﬀordable,
2. the calculated WCET estimates are suﬃciently
precise,
3. the analysis problems are tractable with accept-
able resource requirements, and
4. the WCET tool is easy to use.
There is no general acceptance criterion for each of
these requirements. What is acceptable depends on the
application domain.
For example, in the avionics or space industry, there
is high pressure to ensure that the timing of the soft-
ware goes right. Thus, people accept high cost and high
eﬀorts to get a WCET bound that has a neglectably
low probability of underestimation. On the other hand,
the high cost for re-validating the software in case of
even small changes is a serious problem.
In other industry sectors that do not have that high
safety demands, the requirements on WCET tools may
be weighted completely diﬀerent. For example, in
highly cost-optimized sectors of mass production the
computer platform may change quite frequently, be-
cause production costs are more important than devel-
opment costs. In this case the developer would need
timing analysis for several diﬀerent platforms to select
the cheapest one that is powerful enough to guarantee
the deadlines.
Here, the development eﬀort of the tool, especially
the eﬀort and cost for retargeting the WCET analysis
tool to a new hardware platform, becomes quite im-
portant. Evaluating the preciseness or safety of the
WCET estimate is not of ﬁrst concern for such a plat-
form. Also during development time a a rough and
fast WCET analysis may be preferable over a precise
analysis that demands high computation resources and
user interaction.
Thus, each of the two WCET assessment strategies
described in Section 5 has its own well-suited applica-
tion domain.
3 WCET Estimate or WCET Bound?
In the early years of WCET analysis, i.e., at the end
of the 1980s, processors with a relatively simple timing
behavior were analyzed. At this time there was no
doubt that a calculated WCET value was a safe upper
bound of the real WCET.
Facing the complexity of most of today’s proces-
sors, it is almost impossible to prove whether a hard-
ware model of the processor correctly covers the real
WCET. For example, the WCET analysis for the Mo-
torola ColdFire 5307 described in [8] assumes an empty
cache for the WCET analysis (worst-case assumption)
whenever the cache content is unknown. This strategy
fails if the cache is conﬁgured as “copy back”. Further-
more, measurement-based WCET analysis techniques
have emerged that determine the hardware model em-
pirically.
Thus, we have to review whether the results of
today’s WCET analysis methods should be called a
WCET bound or in a more modest form a WCET es-
timate. The term WCET bound seems to be adequate
only for the results of WCET analysis methods/tools
that were explicitly constructed with the aim to fully
cover the worst-case timing behavior. In this case,
whenever a deﬁciency of the hardware model has been
discovered, it can be corrected.
In contrast, with heuristic methods one cannot guar-
antee that at least the known worst-case timing behav-
ior will be covered by the WCET analysis.
Measurement-based WCET analysis techniques are
empiric methods that typically use heuristics to con-
struct the hardware model. However, it is also possi-
ble to use measurement-based WCET analysis without
heuristics, e.g., by enforcing hardware states at those
locations where the hardware state would otherwise
vary.
4 Problems in WCET Analysis
Before looking on current solutions, we review the
main obstacles towards WCET analysis.
4.1 The Path Problem
To put it simple, WCET analysis is about ﬁnding
the longest feasible path through a program, where
length means execution time.
To ﬁnd the longest path, we ﬁrst have to determine
the set of all feasible program paths, or at least a tight
approximation thereof. Control-ﬂow analysis can be
used to ﬁnd (in)feasible paths automatically. Here we
already face a serious complexity problem, as the num-
ber of diﬀerent paths may grow exponentially with pro-
gram size.
Any brute-forth approach like executing or simulat-
ing the program with all possible input data is doomed
to fail due to the high number of paths and typically
even higher number of diﬀerent values of input data.
Shifting the path problem from the WCET analysis
tool to the user by asking him for additional control-
ﬂow information to be provided in code annotations is
not a desired solution either. Providing this informa-
tion requires expert knowledge, a lot of manpower that
potentially has to be re-invested whenever the program
changes, and is also a quite error-prone approach.
4.2 The State Problem
After solving the path problem we have to calculate
the execution time of each path by summing up the
execution times of all instructions along that path.
This simpliﬁed strategy becomes quickly intractable
due to the potentially large number of diﬀerent paths in
a program. Thus, the obvious solution to this problem
is to use divide and conquer by local WCET calcula-
tions, i.e., if we have an if-else statement we calculate
the WCET along the then branch and along the else
branch and take the maximum of it. Then we virtually
replace the if-else statement with an artiﬁcial state-
ment whose execution time is the calculated maximum.
Repeating this in a bottom-up manner for all branches
in the control-ﬂow graph yields a conservative approxi-
mation of the WCET. In principle, this strategy is used
by the tree-based [11] and the path-based [2] WCET
calculation method.
4.2.1 Non-Locality of Instruction Timing
Local WCET calculation techniques work well on pro-
cessors whose instruction timing does not depend on
the current processor state (Deﬁnition 4.1), i.e., archi-
tectures where the TRPS (Deﬁnition 4.2) is (almost)
empty.
Deﬁnition 4.1 Processor State: The processor
state is deﬁned by the content of all memory elements
inside the processor.
Deﬁnition 4.2 Timing-Relevant Processor
State (TRPS) The timing-relevant processor state
TRPS consists of those elements of the processor state
PS whose values can inﬂuence the execution time of
at least one instruction. Conversely, the values of the
state elements not included in TRPS do not inﬂuence
the instruction timing.
Modern processor architectures host many features
for improving the peak performance, whose timing de-
pends on the current processor state. Examples of
such hardware features are caches, pipelines, specula-
tion units, etc.
In case the timing of instructions does not depend
on the processor-state, the timing of each instruction
can be derived by looking at single instructions only.
But to calculate an instruction timing that depends on
the processor state one has to apply the principle “to
predict the future one has to learn the past”. More
technically speaking, the execution history has to be
taken into account to predict the processor state at the
start of the execution of a particular instruction. Given
an initial processor state, the processor’s state is ad-
vanced by the instructions executed along the control-
ﬂow path. In addition, the content of the data memory
inﬂuences the processor state through memory-read op-
erations.
Control−Flow Path
Timing−Relevant Processor State Data Memory
Figure 1. Interference between taken control-
ﬂow, content of data memory, and the
timing-relevant processor state (TRPS)
The challenge of using local WCET calculation for
modern processors is that there are typically interfer-
ences between the control-ﬂow path, the data memory,
and the TRPS (see Figure 1). The consequence of these
interferences is:
Theorem 4.3 Non-Locality of Instruction Tim-
ing: If there is an interference of the TRPS with
1. the taken control ﬂow, or
2. the content of the data memory, then
the calculation of a WCET bound using local WCET
calculations is in general not possible without overesti-
mation.
Proof Whenever there is an interference of the TRPS
with the taken control-ﬂow, the instruction timing of
an instruction Ij depends on the TRPS s: tIj =
T (Ij , s). The precise WCET bound for a set of
reachable states RS is given by WCET (Ij ,RS) =
max({T (Ij , s)|s ∈ RS}). Whenever for an instruc-
tion Ij the set RS of reachable states is only a sub-
set of the state space S (RS ⊂ S), it may happen
that ∃s1 ∈ S ∀s2 ∈ FS : T (Ij , s1) > T (Ij , s2). Due
to global control-ﬂow decisions, local WCET calcula-
tion (WCET cl(Ij)) does not know which states are
reachable. Thus, it has to consider the whole state
space S, resulting in an overestimation for the as-
sumed case: WCET cl(Ij) = max({T (Ij , s)|s ∈ S}) >
WCET (Ij ,RS)
Second, if there is an interference of the TRPS with
the content of the data memory, on each read opera-
tion the values of the data memory become part of the
TRPS. If the read data elements have not been written
locally, their content is unknown, i.e., the read opera-
tion forces some elements of TRPS to become locally
unknown. As for the ﬁrst case, we have to consider
the whole state space S for unknown elements in the
TRPS, which again can result in an overestimation of
execution time.
The second case of Theorem 4.3 shows that not only
the lack of control-ﬂow information leads to overesti-
mation. Even in straight-line code without control-ﬂow
decisions overestimation of execution time may occur.
In most real processors there is an interference be-
tween the taken control ﬂow, the content of the data
memory, and the TRPS. Therefore, a global program
analysis is needed to calculate a precise instruction tim-
ing. Compared to the control-ﬂow analysis for ﬁnding
(in)feasible paths, the hardware-state analysis has a
higher urge for automatism, as a user of the WCET
analysis tool is typically not capable to annotate sets
of feasible hardware states. Of course, manual annota-
tions about the (in)feasible paths are also error-prone
and labor-intensive, but the software developer is at
least able to derive this information from the code.
Thus, in practice, hardware-state analysis is done for
the whole program with relatively low hardware-state
abstractions. The maximal possible precision of the
analysis comes at high computational cost. To simplify
the analysis, one can partion the TRPS with respect to
the diﬀerent hardware components. For example, some
WCET tools analyze the pipeline behavior and cache
behavior separately.
Such hardware state partitioning techniques are of
limited applicability.
Section 4.2.2 presents the applicability requirements
for two hardware-state partitioning techniques.
4.2.2 Timing-Composable TRPS Partitioning
The idea of timing-composable partitioning is to cal-
culate the WCET of an instruction sequence I =
I0 ◦ I1 ◦ . . . ◦ In in two steps. The TRPS S is par-
titioned into S = A+ B, where A is the state space of
some processor component A and B is the state space
of other components in the processor. For example,
the hardware component hwA may be the instruction
cache and the state fraction B covers the pipeline and
the other processor components.
In the ﬁrst step, the timing of processor component
hwA is analyzed. Based on this result, the overall pro-
cessor timing is analyzed in the second step by search-
ing the state space B while keeping state A constant.
The following notation is used to explain the con-
crete partitioning techniques:
T (I, s) . . . the timing of an instruction sequence I =
I0 ◦ I1 ◦ . . . ◦ In with the initial processor state s.
ThwA(I, a) . . . the cumulated time a processor compo-
nent hwA is active when executing instruction se-
quence I with initial local state a ∈ A. A pro-
cessor component is said to be active whenever it
performs some data processing. Conversely, it is
inactive whenever it only holds its state without
data processing.
Tmax(I) = max({T (I, s) | s ∈ S}) . . . the WCET of I.
Δ(I, s, s′) = T (I, s)− T (I, s′) . . . timing diﬀerence be-
tween initial states s and s′.
ΔhwA(I, a, a′) = ThwA(I, a)− ThwA(I, a′)
. . . activation-time diﬀerence of processor com-
ponent hwA between local initial states a and
a′.
T (I, s)
s = 〈a, b〉
Figure 2. Timing of Non-Partitioned TRPS
b∈B
a∈A
T (I, 〈a, b〉)
Figure 3. Timing of Partitioned TRPS
Figure 2 shows an example of the timing function
T (I, s) of an instruction sequence I. As expected from
its deﬁnition, the execution time depends on the TRPS
s ∈ S. The execution time of T (I, s) based on the par-
titioning of the TRPS into two sets A and B is shown in
Figure 3. The challenge is to ﬁnd a composable timing
calculation method that can be used to calculate safe
WCET bounds for the target processor of interest. We
describe two diﬀerent timing-composition techniques.
Delta-Composition of TRPS The principle of
delta-composition is given in Figure 4: 1) ΔhwA,max,
the maximum variability (Δ) of ThwA(I, a) is deter-
mined; 2) ahwA,min, the local state where ThwA(I, a)
is minimal, is determined; 3) the overall timing func-
tion T (I, 〈ahwA,min, b〉) with ﬁxed local state ahwA,min
is selected; 4) bdc,max, the partial state b ∈ B
where T (I, 〈ahwA,min, b〉) is maximal, is determined; 5)











T (I, 〈a, b〉)
Figure 4. Delta-Composition of TRPS
Equation 1 shows how the instruction timing Tdc(I)
is calculated with delta-composition.




The delta-composition can provide a safe WCET
bound only on processor hardware whose timing char-
acteristics obey Equation 2.
∀a, a′ ∈ A, b ∈ B. ΔhwA(I, a, a′) > 0 →
Δ(I, 〈a, b〉, 〈a′, b〉) ≤ ΔhwA(I, a, a′) (2)
Equation 2 states that whenever the state of a
hardware component hwA changes from state a to
state a′, the resulting change in the execution time
of instruction-sequence I (Δ(I, 〈a, b〉, 〈a′, b〉)) is not
higher than the change in the activation time of the
hardware component hwA (ΔhwA(I, a, a′)).
Max-Composition of TRPS The principle of max-
composition is given in Figure 5: 1) ahwA,max, the lo-
cal state where ThwA(I, a) is maximal, is determined;
2) the overall timing function T (I, 〈ahwA,max, b〉) with
ﬁxed local state ahwA,max is selected; 3) bmc,max, the











Figure 5. Max-Composition of TRPS
Equation 3 shows the calculation of the instruction
timing Tmc(I) with max-composition.




The max-composition can provide a safe WCET
bound only on processor hardware whose timing char-
acteristics obey Equation 4.
∀a, a′ ∈ A, b ∈ B. ThwA(I, a) > ThwA(I, a′) →
ThwA(I, 〈a, b〉) ≥ ThwA(I, 〈a′, b〉) (4)
Equation 4 states that whenever the state of hard-
ware component hwA changes from state a to state a′
and as a consequence the activation time of hardware
component hwA decreases (ThwA(I, a) > ThwA(I, a′)),
then the execution time of instruction sequence I must
not increase (ThwA(I, 〈a, b〉) ≥ ThwA(I, 〈a′, b〉)).
Timing Anomalies With all the complex features
in modern processors it can happen that the local
timing maximum of a certain hardware feature does
not correspond with the processor’s timing maximum.
Such behavior is already known in the scheduling do-
main, but Lundqvist at al. pointed out that such
timing anomalies are also relevant for WCET analy-
sis [9]. Wenzel et al. found that timing anomalies can
only occur in processors with dynamic resource alloca-
tions [14]. Reineke et al. pointed out that besides the
known timing-anomalies examples based on scheduling,
timing anomalies can also be caused by speculative ex-
ecution and the pseudo-round robin cache replacement
strategy [13].
Deﬁnition 4.4 (Timing Anomaly) Given a parti-
tioned TRPS S = A + B with the timing behavior of
hardware component hwA modeled as ThwA(I, a), the
timing behavior T (I, 〈a, b〉) of an instruction sequence
I on a processor is called a timing anomaly, iﬀ at least
one of the following two properties holds:
TA1: ∃a, a′ ∈ A, b ∈ B.
ΔhwA(I, a, a′) > 0 ∧ Δ(I, 〈a, b〉, 〈a′, b〉) < 0
TA2: ∃a, a′ ∈ A, b ∈ B.
0 < ΔhwA(I, a, a′) < Δ(I, 〈a, b〉, 〈a′, b〉)
To show how timing anomalies are connected with
the problem of state analysis, Deﬁnition 4.4 deﬁnes
timing anomalies in terms of changes of the hardware
state.
Theorem 4.5 Timing-Composability and Tim-
ing Anomalies: On processor hardware exhibiting
timing anomalies of type TA1 the delta-composition
still provides safe WCET bounds, but the max-
composition does not. Conversely, on processor hard-
ware exhibiting timing anomalies of type TA2 the max-
composition still provides safe WCET bounds, but the
delta-composition does not. (proof omitted)
Corollary 4.6 Concluding from Theorem 4.5, proces-
sor hardware exhibiting timing anomalies of at most
one of the types TA1 or TA2 can be safely analyzed
by applying a combination of delta-composition (Equa-








4.3 The Translation Problem
With today’s compilers there is the problem that
control-ﬂow information that is extracted from or an-
notated at source-code level cannot be directly used for
WCET analysis, because the code optimizations per-
formed by the compiler may invalidate this control-ﬂow
information. One has the choice between disabling all
code optimizations or annotating ﬂow information on
the output level of the compiler, the assembly program.
Techniques have been already developed to trans-
form ﬂow information with help of the compiler for
arbitrary code optimizations [4]. However, besides a
few research compilers, support of this technique is still
missing in current compilers.
5 WCET Analysis Techniques
In the following the research challenges of the two
main WCET analysis methods and the implications
from Section 4 are described.
5.1 Static WCET Analysis
Static WCET analysis uses program analysis and ex-
plicit hardware models to derive a WCET bound. The
main challenge static WCET analysis is facing today
is the state problem. The analysis of the path problem
has not been fully automatized as well, but the state
problem is more severe, due to the high complexity of
today’s processors and the short hardware life cycles.
Static WCET analysis with separated cache and
pipeline analyzes [1] have been found inadequate for
modern processors. Thus, WCET analysis tools with
integrated cache and pipeline analysis have been devel-
oped [8]. This integrated cache and pipeline analysis
already hits the complexity wall of today’s processors.
Initially, separated cache and pipeline analyzes have
been combined for the sake of precision, resulting in
very high analysis times. Symbolic representations are
currently considered to reduce the memory demands
of the analysis. As an interesting insight to the prob-
lem, Corollary 4.6 can help to construct a timing-
composable WCET analysis tool in case that for a con-
crete state partitioning maximally one of the timing
anomaly types TA1 or TA2 does occur.
5.2 Measurement-Based WCET Analysis
Measurement-based WCET analysis techniques use
execution-time measurements to construct a hardware
model [7]. Without further provisions, measurement-
based WCET analysis techniques are heuristic ap-
proaches for obtaining WCET estimates.
One of the main challenges of measurement-based
WCET analysis is the automatic and systematic gen-
eration of test data for execution-time measurements.
Further research is also needed on the state problem to
achieve a suﬃcient coverage of hardware states with a
reasonable number of test data. The use of highly ab-
stracted, non-timed hardware models is considered for
guiding the generation of test-data.
6 Conclusion and Outlook
Despite of almost twenty years of highly active re-
search on WCET analysis, there are still serious open
problems in the area. The most challenging problem is
the high complexity of today’s processors. Features
like caches and pipelines create a huge state space.
Static WCET analysis tools and measurement-based
WCET analysis tools have evolved as complementary
approaches, but both suﬀer from the state problem.
Also the fully automatic path analysis without user
interaction is an open problem in both approaches.
Besides the WCET analysis problems discussed in
this paper there are further research issues to be solved
towards the veriﬁcation of the global timing of a real-
time system. One issue is the clear separation of
WCET analysis and scheduling analysis. The ﬂaw in
common software and hardware designs is that no clear
separation is possible.
Thus, more predictable software and hardware de-
signs are needed to overcome the complexity prob-
lem. The improved predictability would also simplify
WCET analysis itself. For example, a design is gener-
ally more predictable if decisions are already resolved
at compile time rather than at runtime [3]. The pre-
dictability of caches depends on the implemented re-
placement policy [12]. A fully time-predictable soft-
ware and hardware architecture based on single-path
execution and periodic task activation is proposed
in [10, 6]. WCET analysis of such an architecture is
easy.
Paradoxically, people working on probabilistic
WCET analysis seek for more randomness in the timing
behavior of systems, as this would simplify the proba-
bilistic composition of probabilistic timing results.
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